

E. CAMARGO

Laboratorio de microelectronica - Universidade de Sao-Paulo/Caixa Postal, 8174/Sao Paulo, BRASIL

R. SOARES, R.A. PERICHON, M. GOLOUBKOFF
 LAB/MER/MLS, Centre National d'Etudes des Télécommunications, BP 40
 22301 LANNION CEDEX, FRANCE

ABSTRACT

Transconductance and output conductance non-linearities of a single gate GaAs MESFET are used to define promising multiplier bias levels and harmonic loads. The model enables design of 25 mW 4-8 GHz doubler with 6 dB gain, 20 mW 4-12 GHz tripler with 3 dB gain and 2 mW 4-16 GHz quadrupler with 2 dB gain.

INTRODUCTION

Although the use of single-gate and dual-gate GaAs MESFET doublers is now well established [1-3] and analytical models have been presented [4,5] little attempt seems to have been made to explore, in a systematic fashion, optimal bias points and harmonic loads.

In this paper the major sources of non-linearity in a single gate GaAs MESFET are investigated both analytically and experimentally in order to determine optimum dc biasing points and harmonic load impedances. By these means, a GaAs MESFET ($1\mu\text{m} \times 600\mu\text{m}$) 4 GHz multiplier has been realized which gives the following excellent results: doubler (8 GHz), 6 dB gain with 25 mW output power; tripler (12 GHz), 3 dB gain with 20 mW output power; quadrupler (16 GHz), 2 dB gain with 2 mW output power.

NON-LINEAR ANALYSIS

It has quickly become established that the main sources of non-linearity in a single gate GaAs MESFET are the transconductance, g_m , and the output conductance, g_d . Pumping the gate input to a common-source MESFET will yield, under appropriate bias conditions, harmonic products which can be enhanced or diminished by appropriate terminations. It was decided, in this work, to establish: (a) the dc bias conditions most conducive to harmonic generation, and (b) the harmonic terminations necessary to enhance successively production of 2nd, 3rd and 4th harmonics.

A non-linear equivalent circuit model for the MESFET, figure 1, was selected and initial element values for the linear operating region were obtained in the usual manner. Next all element values, excepting g_m and g_d , were fixed. A campaign of S-parameter measurements between 500 MHz and 1 GHz was executed for a succession of static gate-source, V_{gs} , and drain-source, V_{ds} , bias levels. Finally values of g_m and g_d that would permit the equivalent circuit to fit with S-parameter data at each bias level were calculated following reference [6]. From the results, figure 2, it is possible to select bias conditions and a fundamental load-line which favours harmonic generation due to g_m (zone I), g_d (zone II), or both (zone III for example).

A quasi-static approach is now applied, whereby $g_m(V_{gs}, V_{ds})$ and $g_d(V_{gs}, V_{ds})$ are transformed into large signal dynamic functions $G_m(v_g)$, $G_d(v_g)$ where $v_g(t)$ is a large-signal dynamic voltage applied to the gate. The transformation of g_m and g_d into G_m and G_d is effected by: a) selecting a load line to link unambiguously input voltage $v_g(t)$ and output voltage $v_d(t)$,

and b) the discretization of $v_g(t)$ into incremental steps, $\Delta v_g = v_g(t + \Delta t) - v_g(t)$. This permits the curves of figure 2 to be consulted either for a graphical analysis or a numerical analysis. Finally a Fourier analysis is used to transform $G_m(t)$ and $G_d(t)$ into the frequency domain.

Initial analysis indicated that optimum dc bias points for rich harmonic generation are near pinch-off (zone I), or near $V_{gs} = 0$, (zone II). From figures 2 (a) and 2 (c), zone I requires a short-circuit load-line on transistor output and $V_{ds} = 4V$. Zone II, figures 2 (b) and 2 (d), requires on the other hand an open-circuit load line and $V_{ds} = 2V$.

EXPERIMENTAL RESULTSLow Frequency Measurements

Experimental measurements with a fundamental frequency of 100 MHz were carried out in order to confirm the results of the theoretical analysis at frequencies under which harmonic terminations could easily be verified. Drain voltage waveforms under different bias and load conditions could equally be observed.

Zone I. Biasing the transistor near pinch-off and adjusting the output circuit for maximum second harmonic output power, resulted in an output impedance at the fundamental and third harmonic equal to a short circuit. Thus, non-linear transconductance is the predominant harmonic generator.

Zone II. When gate bias is changed to zero volts, optimum doubler operation is obtained with an output fundamental frequency open circuit load. In this case, the output conductance is the important non-linearity. It should be noted that when the dynamic input voltage is higher than 0.6 volts, gate current starts up with consequent voltage clipping. This unwanted phenomenon can be minimized by placing a high series resistance in the gate bias circuit, which self-biases the device (clamping effect). The drain voltage waveform, as observed by means of a sampling oscilloscope, is close to a half wave rectified sinusoid - a waveform rich in even harmonics.

Zone III. V_{gs} is maintained at zero volts, but terminal loads are changed: an open circuit for the fundamental, a short circuit for second harmonic. In this case $G_m(t)$ as well as $G_d(t)$ contribute to harmonic generation yielding the symmetrically distorted drain voltage waveform of figure 3, a characteristic of odd harmonic content.

Microwave Results: (4-8) GHz, (4-12) GHz and (4-16) GHz.

Zone I operation is akin to class-B operation: gain and power added efficiency increase rapidly with drive level reaching a maximum of 5 dB gain, and power added efficiency $\eta_{add} = 8\%$ for an output power of 14 dBm. Above this level gain falls off, although η_{add} and output power both continue increasing.

Zone II and III were favoured for harmonic generation, principally because input matching was easier to accomplish and efficient harmonic generation was obtained

+ CFX-31 - RTC (La Radio Technique Compellec), FRANCE

over a wide range of signal drive (10 dB). Thus a doubler gain of 6 dB was obtained for 14 dBm output power and $\eta_{add} = 4\%$ for the circuit shown in figure 4.

For the quadrupler, the output circuit was more complex. Two $\lambda/8$ open circuit stubs at the fundamental frequency of 4 GHz followed by a high pass filter were used. A constant multiplier gain of 2 dB was measured for a 3 dB input power variation. Maximum non-saturated output power equalled 2 mW.

For tripler operation, the harmonic loads confirmed by low frequency measurements were applied as shown in figure 5. Lengths l_1 and l_2 were selected to give appropriate reactive loads at the fundamental and second harmonic frequencies, while the band-pass filter was designed to let pass the 12 GHz third harmonic. Tripler gain of 3.0 dB and maximum Pout of 13 dB were obtained with $\eta_{add} = 3\%$.

CONCLUSION

In this paper an analysis procedure has been developed for single-gate GaAs MESFET multipliers. The approach uses the non-linear variations of the transconductance, g_m , and output conductance, g_d , of the transistor, obtained by small-signal S-Parameter measurements over a wide range of bias points, to simulate multiplier behaviour. Thus d-c operating zones and harmonic and fundamental frequency loads are predicted and confirmed by v.h.f. and microwave results. The method has successfully permitted design of 4 GHz, 8 GHz, 4 GHz, 12 GHz, and 4 GHz/16 GHz multipliers as experimental results prove.

It should be noted that in this analysis, C_{gd} , drain-to-gate feedback capacitance has been neglected. This omission is being corrected in order to enable the model to be extended to higher frequencies.

ACKNOWLEDGMENT

This work was partly supported by TELEBRAS - CPqD / CAMPINAS - SP / BRASIL, and by FAPESP - Fundação de Amparo a Pesquisa do Estado de São Paulo.

REFERENCES

1. Pan, J.J., IEEE MTT-S, Int. Microwave Symp. Dig., June 1978, pp. 306-308.
2. Gupta, M.S., Laton, R.W., and T.T. Lee, IEEE Trans. Microwave Theory Tech., MTT-29, March 1981, pp. 261-263.
3. Stancliff, R.B. and D.D. Poulin, IEEE MTT-S, Int. Microwave Symp. Dig., 1979, pp. 185-187.
4. Gopinath, A., and J.B. Rankin, IEEE Trans. Microwave Theory Tech., MTT-30, June 1982, pp. 869-875.
5. Rauscher, C., IEEE MTT-S, Int. Microwave Symp. Dig., June 1982, pp. 280-282.
6. Perichon, R. A. and E. Camargo, to be published.
7. Rauscher, C. and H. A. Willing, IEEE Trans. Microwave Theory Tech., MTT- 27, October 1979, pp 834-840.




FIG 1: CIRCUIT MODEL OF A GaAs MESFET




FIG 3 : SAMPLING OSCILLOSCOPE PHOTOGRAPH OF OUTPUT DRAIN VOLTAGE

Input voltage is equal to 0.7 volts peak at a fundamental frequency of 100 MHz. Vertical scale = 10 X.




FIG 4 : HARMONIC LOAD FOR A DOUBLER CIRCUIT




FIG 5 : HARMONIC LOAD FOR A TRIPLER CIRCUIT




FIG 2 : NON-LINEAR ELEMENTS FUNCTION OF V_{gs} and V_{ds} .